

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

ADD	RESS		Box P	tant Commissioner for Patents atent Application ington, D. C. 20231	
		ON ELE		s concerning utility patent application contents.	
1.	<u>X</u>			nsmittal Form in original, and a duplicate for fee processing)	
2.	X	Specification (Total Pages 43)  (preferred arrangement set forth below)  - Descriptive Title of the Invention  - Cross References to Related Applications  - Statement Regarding Fed sponsored R & D  - Reference to Microfiche Appendix  - Background of the Invention  - Brief Summary of the Invention  - Brief Description of the Drawings (if filed)  - Detailed Description  - Claims  - Abstract of the Disclosure			
3.	_X_	_ Dra	awing	s(s) (35 USC 113) (Total Sheets <u>11</u> )	
4.	<u>X</u>	_ Oa	th or l	Declaration (Total Pages6)	
		a.	<u>X</u>	Newly Executed (Original or Copy)	
		b.	<del></del>	Copy from a Prior Application (37 CFR 1.63(d)) (for Continuation/Divisional with Box 17 completed) (Note Box 5 below)	
		i.		<u>DELETIONS OF INVENTOR(S)</u> Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).	
5.	5 Incorporation By Reference (useable if Box 4b is checked)  The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.				
6.	_	Microfiche Computer Program (Appendix)			
7.	<del></del>	Nucleotide and/or Amino Acid Sequence Submission			

(if applicable, all necessary) a Computer Readable Copy b Paper Copy (identical to computer copy) c Statement verifying identity of above copies						
ACCOMPANYING APPLICATION PARTS						
8. X Assignment Papers (cover sheet & documents(s)) 9. a. 37 CFR 3.73(b) Statement (where there is an assignee)						
X b. Power of Attorney						
10 English Translation Document (if applicable)						
11 a. Information Disclosure Statement (IDS)/PTO-1449						
b. Copies of IDS Citations						
12 Preliminary Amendment						
13. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)						
14 a. Small Entity Statement(s)						
b. Statement filed in prior application, Status still proper and desired						
15 Certified Copy of Priority Document(s) (if foreign priority is claimed)						
16. Other: <u>Certificate of Express Mail with copy of postcard showing</u>						
contents of Express Mail package.						
Contents of Express Wall Package.						
17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:						
Continuation Divisional Continuation-in-part (CIP)						
of prior application No:						
18. Correspondence Address						
Customer Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here)						
or						
X Correspondence Address Below						
NAME Marina Portnova, Reg. No. 45,750						
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP						
ADDRESS 12400 Wilshire Boulevard						
Seventh Floor						
CITY Los Angeles STATE California ZIP CODE 90025-1026						

"Express Mail" mailing label number <u>EL627466702US</u>
Date of Deposit: July 19, 2000
I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231
Michelle Begay
(Typed or printed name of person mailing paper or fee)
Michelle Begg July 19, 2000
(Signature of person mailing paper or fee) Date

Serial/Patent No.: *** Client: Silicon Spice Title: MULTI-CHANNEL, MULTI-S	Filing/Issue Date: *** SERVICE DEBUG
Appeal Brief (	Atty/Secty Initials: MES/MP/mb Docket Due Date: ***  Attent & Trademark Office on the date stamped hereon: Express Mail No.: EL627466702US Check No. 36516  Month(s) Extension of Time Amt: Kimmaton Disclosure Statement & PTO-1449 ( pgs.) Check No. Issue Fee Transmittal Amt: Notice of Appeal Petition for Extension of Time Petition for Extension of Time Postcard Power of Attorney ( pgs.) Preliminary Amendment ( pgs.) Reply Brief ( pgs.) Response to Notice of Missing Parts Small Entity Declaration for Indep. Inventor/Small Business Transmittal Letter, in duplicate Fee Transmittal, in duplicate  SS Mail with copy of postcard showing Mail package.

# UNITED STATES PATENT APPLICATION FOR

# MULTI-CHANNEL, MULTI-SERVICE DEBUG

**INVENTORS:** 

ROBERT S. FRENCH GARELD H. BANTA GLEN WEAVER JOYJIT NATH VIRESH RUSTAGI

## PREPARED BY:

Blakely, Sokoloff, Taylor & Zafman, LLP 12400 Wilshire Boulevard Seventh Floor Los Angeles, CA 90025-1026

## (408) 720-8598 EXPRESS MAIL CERTIFICATE OF MAILING

Express Mail mailing label number: <u>EL627466702US</u>
Date of Deposit: July 19, 2000
I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service Express
Mail Post Office to Addressee service on the date indicated above and that this paper or fee has been addressed to
the Assistant Commissioner for Patents, Washington, D. C. 20231
Michelle Begay
(Typed or printed name of person mailing paper or fee)
Muchille Belly
(Signature of person mailing parector fee)
July 19, 2000
(Date signed)

5

# MULTI-CHANNEL, MULTI-SERVICE DEBUG

## RELATED APPLICATION

This present application is related to U.S. Patent Application Serial No. 09/564,592, which was filed on May 3, 2000 entitled "System And Method For Multi-Channel Transfer Of Data. This application is also related to U.S. Patent Application Serial No. 09/565,580, filed May 4, 2000 entitled "Multi-Channel, Multi-Service Development Architecture".

# FIELD OF THE INVENTION

The present invention relates to interactive debugging and more specifically to interactive debugging in a multi-channel, multi-service environment.

# BACKGROUND OF THE INVENTION

Traditionally, Digital Signal Processors (DSPs) have been used to run single channels, such as, for example, a single DS0 or time division multiplexed (TDM) slot, that handle single services, such as modem, vocoder, or packet processing. Multiple services or multiple channels require multiple DSPs, each running its own small executive program (small kernel) and application. The executive programs reserve some area in memory for application code. When applications need to be switched, these executive programs overlay this memory with the new application.

Channels may take one of the following forms: one channel carried on a physical wire or wireless medium between systems (also referred to as a circuit); time division multiplexed (TDM) channels in which signals from several sources such as telephones and computers are merged into a single stream of data and separated by a time interval;

and frequency division multiplexed (FDM) channels in which signals from many sources are transmitted over a single cable by modulating each signal on a carrier at different frequencies.

Recent advances in processing capacity now allow a single chip to run multiple channels. With this increase in capacity has come a desire to run different services simultaneously and to switch between services.

A current method to implement multiple services or multiple channels involves writing custom versions of all control, overlay, and task-switching code. This requirement causes additional engineering overhead for development and debugging of the applications. In addition, not all services may fit into the memory available to the DSP, and the services must be swapped in from the host system. This swapping-overlaying--adds significant complexity to the implementation of the DSP services. The extra development activity consumes DSP application development time.

The fact that DSPs have a single thread of control creates problems to developing and debugging in the multi-channel, multi-service environment. Debugging an application on a single processor stops all other applications and channels running on that processor. If the processor is running, real-time diagnostics on a channel or service cannot be obtained without interfering with the operation of the other channels and services. In addition, a debugging system typically needs to have direct access to the chip being diagnosed. That is, a conventional debugging system must use a special development board or a physical debug interface (such as a Joint Test Access Group

20

(JTAG) interface) to provide debugging access. This makes debugging in a production environment an inflexible and cumbersome process.

Therefore, what is required is an efficient way of debugging a target application in a multi-channel, multi-service environment, which will allow the developer to obtain real-time diagnostics without interfering with the operation of the target application and other running applications and which will perform debugging services remotely.

# **SUMMARY OF THE INVENTION**

A method and apparatus for debugging are described. In one embodiment, a target construct is selected for debugging. Data related to an operation of the target construct is accessed by a debug construct in real time. At least a portion of this data is retrieved without disturbing the operation of the target construct to debug the target construct.

## BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not by way of limitation in the figures of the accompanying drawings in which like reference numerals refer to similar elements.

5 **Figure 1** is a system architecture of one embodiment for a multi-channel, multi-service system;

Figure 2 is a block diagram of one embodiment for a processing chip of Figure 1;

**Figure 3** is a block diagram of one embodiment for multiple sockets/services within a processing chip;

**Figure 4a** is an exemplary diagram of channel sockets within the system of Figure 1;

**Figure 4b** is a block diagram of one embodiment for a service control socket (SCS) configuration;

**Figure 5a** is a block diagram of one embodiment for an interactive debugging system;

**Figures 5b and 5c** are block diagrams of two alternate embodiments for an interactive debugging system operating over a network;

Figure 6 is a block diagram of one embodiment for a debugging process;

**Figure 7** is a flow diagram of one embodiment for an interactive debugging system;

**Figure 8** is a flow diagram of one embodiment for a multi-channel, multi-service debugging system; and

Figure 9 illustrates an exemplary implementation of one embodiment for a multi-channel, multi-service debugging system.

5

#### DETAILED DESCRIPTION

A method and system for interactive debugging are described. In one embodiment, a target construct is selected for debugging. Data related to an operation of the target construct is accessed by a debug construct in real time. At least a portion of this data is then retrieved without disturbing the operation of the target construct to debug the target construct.

In the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that the present invention may be practiced without these specific details. In some instances, well-known structures and devices are shown in block diagram form, rather than in detail, in order to avoid obscuring the present invention.

Some portions of the detailed descriptions that follow are presented in terms of algorithms and symbolic representations of operations on data bits within a computer memory. These algorithmic descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. An algorithm is here, and generally, conceived to be a self-consistent sequence of steps leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated. It has

5

proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussion, it is appreciated that throughout the description, discussions utilizing terms such as "processing" or "computing" or "calculating" or "determining" or "displaying" or the like, refer to the action and processes of a computer system, or similar electronic computing device, that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.

The present invention also relates to apparatus for performing the operations herein. This apparatus may be specially constructed for the required purposes, or it may comprise a general purpose computer selectively activated or reconfigured by a computer program stored in the computer. Such a computer program may be stored in a computer readable storage medium, such as, but is not limited to, any type of disk including floppy disks, optical disks, CD-ROMs, and magnetic-optical disks, read-only memories (ROMs), random access memories (RAMs), EPROMs, EEPROMs, magnetic or optical cards, or any type of media suitable for storing electronic instructions, and each coupled to a computer system bus.

5

The algorithms and displays presented herein are not inherently related to any particular computer or other apparatus. Various general purpose systems may be used with programs in accordance with the teachings herein, or it may prove convenient to construct more specialized apparatus to perform the required method steps. The required structure for a variety of these systems will appear from the description below. In addition, the present invention is not described with reference to any particular programming language. It will be appreciated that a variety of programming languages may be used to implement the teachings of the invention as described herein.

**Figure 1** is a system architecture of one embodiment for a multi-channel, multi-service system 100. Referring to **Figure 1**, host 102 is connected via system bus 104 and bridge 106 to one or more processing chips 108, 110, 112, 114. In addition, bridge 106 is connected to buffer memory 116. Bridge 106 is connected via bus 118 to the processing chips 108-114. Processing chips 108-114 are connected via bus 120 to time division multiplexing (TDM) interface 122. TDM interface 122 is connected to a number of modules and ports installed on the TDM bus 124. In addition, TDM interface 122 is connected to TDM signaling interface 126.

TDM is a base-band technology in which individual channels of data or voice are interleaved into a single stream of bits (or framed bits) on a communications channel.

Each input channel receives an interleave time segment in order that all channels equally share the medium that is used for transmission. If a channel has nothing to send, the slot is still dedicated to the channel and remains empty.

5

In one embodiment, an operating system running within multi-channel, multi-service system 100 supports telecommunication and data communication applications. These applications involve running multiple channels of protocol stacks built from multiple services. Multi-channel, multi-service system 100 enables the dynamic configuration of services within the embedded telecommunication and data communication environment. In addition, the operating system automatically defines the allocation of resources for the channels within system 100.

Figure 2 is a block diagram of one embodiment for a processing chip 108. Each processing chip 108 contains clusters 202 and main processor 204. Each cluster 202 contains a cluster processor 208 and a number of basic functional units (BFUs) 210. Main processor 204 is configured to perform all control code and operations including receiving control messages from host 102 and allocating channels to the various clusters 202.

Processing chip 108 also includes a shared static random access memory (shared SRAM) 206. Shared SRAM 206 may be accessed directly by all the cluster processors 202 and main processor 204. An instruction store contained within the BFUs 210 can also access shared SRAM 206. Shared SRAM 206 is used for storing operating system and application code as well as hosting the data for code running on main processor 204.

Each cluster 202 contains cluster SRAM 212. Cluster SRAM 212 is responsible for maintaining channel data running on each individual cluster 202. Cluster SRAM 212 includes I/O buffers and program stacks. The operating system of system 100 uses the

5

hardware to enforce memory protection to prevent a channel from inadvertently corrupting another channel's data or code.

External dynamic random access memory (DRAM) 214 may be used for application data too large to fit on the on-chip cluster SRAM 212 or shared SRAM 206 and may be used as a swap area for application code.

Each processing chip 108 includes two line side ports 216 and two bus ports 218. These ports are used for packet side data and control transport. In addition, host port 220 is used to communicate with the host 102 and is accessible only from main processor 204 and serial boot port 222 that is used to send the boot stream to the chip.

Figure 3 is a block diagram of another embodiment for a portion of a multichannel, multi-service system 100. Referring to Figure 3, service 302 is a self contained set of instructions that has data input/output, control, and a defined interface. Service 302 performs defined processing upon a certain amount and a certain format of data. In addition, service 302 emits a certain amount and a certain format of data. In an alternate embodiment, service 302 may process data in a bidirectional manner. Service stack 304 is a linked set of services 302 that provide a larger processing unit. Service stack 304 is a unique, ordered collection of services 302, such as, for example, echo cancellation services, tone detection services, and voice conferencing services. The services 302 within the service stack 304 are processed in-order.

Socket 306 is a virtual construct that provides a set of services 302 in the form of a service stack 304. The operating system processes services 302 that are encapsulated in socket 306 including connecting the line and/or packet data flow. Processing within

5

socket 306 is data driven. That is, services 302 are invoked by sockets 306 only after the required data has arrived at socket 306. In one embodiment, applications may build protocol stacks by installing a service stack 304 into a socket 306. Services 302, service stacks 304, and sockets 306 are allocated and de-allocated as required by system 100.

**Figure 4a** is an exemplary diagram of channel sockets (CSs) 430 (422, 424, 426) within system 100. CSs 430 are specialized sockets 306 that direct the flow of information through the system 100 between two or more devices or end points 402, 404, 406, 408. End points may be, for example, physical devices. CS 430 is a socket 306 that accepts a service stack 304 and processes channel data. CS 430 connects any line side slot or bus channel on one end of CS 430 to any other line side slot or bus channel on the opposite end of CS 430. CS 430 is defined by external, physical interface points and provides the ability to process the service stack 304. Information may flow from a physical end point 402 via connection 418 to CS 424. The information is processed by services 302 within CS 424 and is transferred via connection 420 to end point 406. The operating system may dynamically change the flow of information through different CSs 430 depending upon the needs of the end points 402-408. For example, data may be initially set to flow from end point 404 via connection 410 through CS 422 and via connection 412 to end point 408. However, if service stack 304 within CS 422 is incompatible with the data, CS 422 notifies the operating system to break the flow and redirect the information. The operating system then redirects the flow to an existing CS 430 with the proper service stack 304 or creates a new CS 430. Referring to Figure 4a, the operating system may redirect the flow from end point 404 to end point 408 through

5

connection 414, CS 426, and connection 416. In addition, the operating system may replace the service stack in CS 422 with another stack compatible with the data.

A CS 430 is defined by the external, physical interface end points 402, 404, 406, and 408 and the data flowing through the CS 430. Each end point 402-408 may be different physical devices or the same physical interface or device. CS 422 services may perform a conversion of data. The CS 430 mechanism allows a service stack 304 to be built into the information flow in which services 302 may direct or process the data as it flows through the system. For example, if a first service outputs a 40 byte data frame and a second service uses an 80 byte frame, in one embodiment, the second service waits until the first service outputs enough data in order for the second service to process the data. In an alternate embodiment, the first service delays sending data to the second service until it accumulates enough data. Services 302 are independent modules and are standalone plug-ins. Thus, in one embodiment, services 302 may be dynamically downloaded into shared SRAM 206 in real-time to build CSs 430 as required by the data.

Applications may be written without regard for particular input/output channels or physical interfaces. The operating system is in charge of dynamically allocating and deallocating sockets and connecting input/output components. Thus, the CS 430 mechanism provides single channel programming with multiple channel execution. In addition, an application may be written to provide flow of information between end points 402-408 independent of the type of the operating system and independent of the type of data being processed. CS 430 functions are independent of

5

both the operating system and the hardware configuration. The mechanism also relieves applications of the management of channels and places the management into the operating system, thus producing channel independent applications. In addition, the CS 430 mechanism allows the applications and services 302 to be platform independent.

Figure 4b is a block diagram of another embodiment for a portion of a multichannel, multi-service system 100. Referring to Figure 4b, system 100 includes SCS 452 which is connected to a host and to a plurality of CSs 450. Service control socket (SCS) 452 is a socket 306 containing the control portion of the services 302 for a service stack 304. Each unique service stack 454 has its own SCS 452. Each SCS 452 controls multiple instances of the same CS 450. Each service 302 within SCS 502 is the control portion for the respective service 302 within CS 510. Services 302 in a CS 450 service stack may receive control messages from that stack's SCS 452. Each service 302 has a data domain and a control domain. The data domain is maintained within socket 306 and the control domain is maintained within SCS 452.

In one embodiment (not shown), a specialized socket, a platform control socket (PCS) runs on the main processor when the system boots. It is the only socket 306 that has knowledge of system wide resources. The PCS manages all resources, including allocating the SCSs to clusters 202, allocating TDM time slots, and allocating bus channels. Applications may not allocate or deallocate any services within the PCS. Specifically, the PCS boots clusters 202 and chips 108, loads and unloads services 302,

5

creates and destroys SCSs, sends a heartbeat to the host 102, and detects if a cluster 202 is inoperative.

In one embodiment, the CS 430 mechanism is used in debugging of applications and services. Since services may be loaded dynamically, the user may choose not to have the debugger in the system if there is no need for debugging operations.

Figure 5a is a block diagram of one embodiment for an interactive debugging system. Referring to Figure 5a, debugging system 500 includes debug core 520, graphical user interface (GUI) 510, and abstract machine interface (AMI) 530. Debug core 520 is coupled to GUI 510 via a text-based bi-directional interface 505. GUI 510 provides an application developer with a simple and convenient way of debugging an application or a service. The tools provided by GUI 510 may include, for example, toplevel menus, context menus, windows, dialog boxes, and setting of user preferences. Text-based interface 505 provides two-way communication between debug core 520 and GUI 510. In one embodiment, GUI 510 may receive a command from the application developer and send it to debug core 520 using text-based interface 505. Debug core 520, in turn, may send data to GUI 510 using text-based interface 505. GUI 510 may then display this data to the application developer in various ways. For example, debug core 520 may pass information about currently running sockets and services to GUI 510. GUI may then display this information, allow the application developer to select a socket or service for debugging, and transfer data identifying the selected socket or service back to debug core 520.

5

Debug core 520 is coupled to AMI 530 via text-based bi-directional interface 525. AMI 530 directly communicates with chip 550 or simulator 540. Chip 550 represents processing chips 108-114. Simulator 540 may be used to perform diagnostics of an application or a service in a simulated environment. Simulator 540 allows loading and running an application as if it were running on the chip itself. All the features and capabilities inherent in chip 550 are available through simulator 540.

In one embodiment, AMI 530 provides an abstract view of multi-channel, multi-service system 100 at the hardware and operating system level. AMI 530 may work with a single target chip or simulator at a time and may view the target chip or simulator as a single entity. AMI 530 allows debug core 520 to provide an isolated debugging environment for each socket or service. In one embodiment, debug core 520 uses AMI 530 to provide an application developer with the ability to control all possible debugging and diagnostic activity on a target socket or service.

Text-based interface 525 enables a two-way communication between debug core 520 and AMI 530. The use of text-based interface 525 simplifies the development process by allowing the design of debug core 520 and AMI 530 as independent modules. In addition, text-based interface 525 allows running debug core 520 and AMI 530 as stand-alone applications. Text-based interface 525 may also improve the quality assurance (QA) process by providing a QA user with the ability to enter the command and get the response back in an automated environment.

In one embodiment, debugging system 500 may operate in various modes. For example, a simulator direct mode (Simulator Direct) allows debug core 520 to

5

communicate with simulator 540 using AMI 530. This mode may provide significant visibility into the BFUs 210 and the state of the system 108, but may not be aware of sockets and other high-level operating system constructs. Simulator Direct provides full control over the simulator. Hence, debug core 520 may obtain all performance analysis results that are supported by the simulator. In one embodiment, AMI 530 may analyze the run-time state of system 108 to determine information about sockets and services directly from the data structures of the operating system.

Debugging system 500 may also operate in an in-circuit emulator mode (ICE). ICE allows debug core 520 to communicate with chip 550 through AMI 530 using the Joint Test Access Group (JTAG) interface of chip 550. ICE supports debugging of the operating system by controlling the cluster processors 208. ICE does not provide access to BFUs 210 and is not capable of controlling or accessing sockets, although one skilled in the art will realize that such functionality can be added easily.

Another exemplary mode is an application debug mode (Application Debug). Application Debug may work with either simulator 540 or chip 550. Application Debug relies on the assistance of the operating system to provide access to system resources (e.g., BFUs 210 and cluster processors 208). Application Debug is capable of controlling and accessing sockets and allows debug core 520 to maintain information about running sockets and services. In one embodiment, this information includes the current state of sockets and/or services which may be identified as, for example, running, stopped, or not started. Debug core 520 may communicate the information to GUI 510. GUI 510 may then present this information to the application developer for selecting a

5

target construct on which to perform debugging operations. It will be recognized by one skilled in the art that the modes described above are merely exemplary and that a wide variety of modes other than those discussed above may be used by debugging system 500 without loss of generality.

Figures 5b and 5c are block diagrams of two alternate embodiments for an interactive debugging system operating over a network. Referring to Figure 5b, client computer system 560 includes a debugger which communicates with server computer system 570 over a network connection 564. Client 560 contains a debug core and GUI 562. Network connection 564 may include, for example, a local area network and a wide area network. Server 570 includes server application 572 which enables communication between chip 574 residing on server 570 and the debugger residing on client 560. In one embodiment, the debugger may operate in ICE debugging mode. In this embodiment, server application 572 communicates commands from the debugger to chip 574 and then communicates the resulting data from chip 574 to client 560.

Alternatively, the debugger may operate in Application Debug mode. In Application Debug mode, a debugging request from client 560 is sent over network 564 to server 570. Server application 572 communicates the request directly to chip 574. The operating system on chip 574 interprets the request into commands (e.g., set breakpoints or watchpoints, stop the execution, read memory, get status, or display a variable), performs these commands, and generates the appropriate response. The response is then transferred back to client 560 over network connection 564 using server application 572. Network connection 564 may be packet-based (e.g. TCP/IP), cell-based

5

(e.g. ATM) or serial based (e.g. SpiceBus or Utopia). In one embodiment, in a multi-channel, multi-service environment, the operating system on chip 574 may transfer information about running services to client 560 over network connection 564 and allow the debugger on client 560 to operate on an individual service or on a set of services.

Referring to **Figure 5c**, another embodiment for a debugging system operating over a network is illustrated. In this embodiment, the debugger on client computer 560 described above in conjunction with **Figure 5b** communicates with access router 590 over a network connection. The network connection may include, for example, a local area network such as Ethernet 586 and a wide area network such as ATM 584. The debugger on client 560 may operate in ICE debugging mode or Application Debug mode as described above in conjunction with **Figure 5b**.

Router 590 includes host processor 592 which controls operations on router 590 and enables communication between the debugger on client 560 and one or more chips 594 on router 590. Host processor 592 may provide more than one network connections (e.g., Ethernet 586 and ATM 584) between client 560 and router 590 at the same time.

Figure 6 is a block diagram of one embodiment for a debugging process.

Referring to Figure 6, processing environment 600 may have a number of processing elements (or constructs) running. In one embodiment, construct 610 may run a real time application and construct 660 may run a control task or an operating system task.

Construct 610 has independent local memory 620, and construct 660 has independent local memory 640. In one embodiment, constructs 610 and 660 may have shared memory 630, in which separate portions of memory 630 may be assigned to constructs

5

610 and 660 respectively. Within processing environment 600, each construct has a state. Such state may include the current value of program counters, registers, or performance counters. State 650 illustrates the state of construct 610. In one embodiment, construct 660 may act as a debug agent and may have the capability of accessing data related to the operation of target construct 610. Debug construct 660 may communicate with host 102, or host 560 over a network, and perform the commands received from host 102 or 560.

In one embodiment, debug construct 660 may access and monitor the data related to the operation of target construct 610 without affecting the real time environment of target construct 610. For example, debug construct 660 may be able to look at ("snoop" on) local memory 620, state 650, and the portion of shared memory 630 which is assigned to target construct 610. In one embodiment, debug construct 660 is configured to monitor the above data on the regular basis, e.g. read local memory 620 every 10 milliseconds and retrieve certain data in real time. Alternatively, a minor modification may be made to the application running by target construct 610 to notify (e.g. send a control signal) debug construct 660 when target construct 610 completes a certain task. This notification allows debug construct 660 to avoid reading the data while this data is being modified by target construct 610.

In one embodiment, the data read by debug construct 660 may be transferred to host 102 or 160. Host 102 or 160 may then present data to application developers in real time and may allow them to request a certain level of detail and a particular type of data to be retrieved. Thus, an application developer can visualize the operation of

5

target construct 610 from outside of the construct 610 without interfering with the real time environment of target construct 610. In a multi-channel, multi-service environment, the application developer can monitor the operation of multiple services at the same time.

In another embodiment, the debugging process may directly intercede with the real time environment of construct 610. Debug construct 660 may, for example, modify state 650 to set a breakpoint register or a watchpoint register, request a notification when target construct 610 hits a breakpoint, and stop the operation of target construct 610. Subsequently, debug construct 660 may restart the operation of target construct 610 upon receiving a command from host 102 or 560.

Figure 7 is a flow diagram of one embodiment for an interactive debugging system. Initially at processing block 712, a target construct is selected for debugging. In one embodiment, the target construct is a service operating in the processing environment 600 in real time. In alternate embodiments, the target construct may be a set of services, a service stack, a socket, or a set of sockets. At processing block 714, data related to an operation of the target construct is accessed by a debug construct in real time. The debug construct may be a service, a set of services, a service stack, or a socket. In one embodiment, the debug construct may be dynamically allocated on the chip by the operating system similarly to other services and sockets described above. When the debugging operation is completed, the operating system may deallocate the debug construct. Alternatively, debugging can be performed on the simulator. The simulator has all the features and capabilities inherent in the chip. An application developer may

5

load and run an application on the simulator as if the application were running on the chip. In addition, the simulator includes a profiler which provides detailed statistics about running applications.

In yet another embodiment, data may be collected during the real-time operation of the chip. Subsequently, a service, a set of services, a socket, or a set of sockets may be initialized in a simulated environment using the collected data to reproduce and thoroughly debug a problem that occurred in the real-time system.

At processing block 716, the data related to the operation of the target construct or certain portion of this data is monitored by the debug construct. That is, the debug construct snoops on a local memory of the target construct, a section of a shared memory which is assigned to the target construct, or the state of the target construct. The debug construct monitors the above data without disturbing the operation of the target construct.

In one embodiment, the operating system can decide which data is to be snooped on. In addition, the operating system may retrieve (e.g. command the debug construct to retrieve) this data in real time and send it to a host application to provide interactive debugging. In one embodiment, the host system may run a debugger which communicates with the operating system running the debug construct. The host system may present the retrieved data to application developers, receive their input and communicate it back to the debug construct. In one embodiment, the host system includes a GUI which simplifies the use of the debugging system by application developers. For example, the GUI provides the application developers with easy-to-use

5

tools for selecting a chip for debugging, creating new sockets and service stacks on the chip, setting up input and output files for each created socket, and monitoring the operation of any socket or service stack on the chip. In one embodiment, the debug construct and the host system communicate remotely through a communications infrastructure.

In one embodiment, the operating system may measure the bandwidth required to transfer the retrieved data. The operating system may then make a decision on the completeness of the data to be sent based on the available bandwidth. In one embodiment, the data may be sent over a network. Various network interfaces may be used including, for example, a packet-based network interface, a cell-based network interface, or a serial interface. In one embodiment, more than one host system communicate with the operating system on the chip. In this embodiment, host processors may interface an external network protocol (e.g. TCP/IP) to an internal protocol (e.g. serial) connecting to the chip.

**Figure 8** is a flow diagram of one embodiment for a multi-channel, multi-service debugging system. At processing block 812, information about a plurality of services currently running on processor 108, 110, 112 or 114 is provided to the application developer. In one embodiment, the information includes the current state of the plurality of services. The information may also relate to one or more sockets and include the current state of each socket. The current state may be identified as running, stopped, or not started.

5

In one embodiment, the information is obtained by the operating system which passes it to the host system. In one embodiment, the host system includes a debugger running on the host system. The debugger presents the information about currently running services to the application developer.

At processing block 814, an isolated debugging environment is maintained for a plurality of running service. The isolated debugging environment may provide a separate context (e.g. breakpoints, watchpoints, or variable display) for each running service. In one embodiment, the debugger running on the host system and the operating system running on processor 108, 110, 112 or 114 cooperate to provide the isolated environment for each running service.

At processing block 816, a target construct is selected for debugging from the plurality of running services. In one embodiment, the target construct may be a service, a set of services, a socket, or a set of sockets. Thus, more than one service or socket may be selected by the application developer for performing simultaneous debugging operations.

In one embodiment, the debugger allows the user to dynamically load services into the target construct. The debugger may then cooperate with the operating system to create one or more instantiations of loaded services. In addition, the debugger may allow the user to specify input/output data that supercedes physical interfaces. The substitution may be done for a certain socket or on a whole-interface level in cooperation with the operating system or the debug construct. In one embodiment, all

5

input/output data and socket data is saved on each frame. Subsequently, this data may be read into a simulator for more controlled debug.

In one embodiment, the operating system provides a debugging environment that allows the application developer to debug the operation of the target construct without affecting the real time environment of other running services. The application developer may debug the operation of the target construct by setting breakpoints on each selected service and may arbitrarily switch between the services during the debugging process. In one embodiment, the multi-channel, multi-service debugging may be performed remotely over a network. Remote debugging is described in more detail above.

**Figure 9** illustrates an exemplary display window of one embodiment for a multi-channel, multi-service debugging system. Referring to **Figure 9**, various views on an application are provided by the debugger. The application developer may see, for example, input and output files, C++ classes, and raw memory addresses. In addition, the debugger provides the application developer with a list of currently running sockets and services. The application developer may select one or more service from the list and view various information related to the operation of the selected service.

A method and system for interactive debugging have been described. The method allows selecting a target construct for debugging. The method may provide for accessing data related to an operation of the target construct by a debug construct in real time. At least a portion of this data may be monitored without disturbing the operation of the target construct to debug the target construct. If needed, the method

may retrieve at least the portion of this data and transfer it to a host application.

Further, the method may allow the host application to communicate with the debug construct over a network. The method may operate in a multi-channel, multi-service environment. With the present invention, an efficient way of debugging a target application in a multi-channel, multi-service environment is provided, which allows obtaining real-time diagnostics without interfering with the operation of the target application and other running applications and which is capable to perform debugging services remotely.

Several variations in the implementation of the method for interactive debugging have been described. The specific arrangements and methods described here are illustrative of the principles of this invention. Numerous modifications in form and detail may be made by those skilled in the art without departing from the true spirit and scope of the invention. Although this invention has been shown in relation to a particular embodiment, it should not be considered so limited. Rather it is limited only by the appended claims.

### **CLAIMS**

#### What is claimed is:

- 1 1. A method for interactive debugging comprising:
- 2 selecting a target construct for debugging;
- 3 accessing data related to an operation of the target construct by a debug
- 4 construct; and
- 5 monitoring at least a portion of the data without disturbing the operation of the
- 6 target construct to debug the target construct.
  - 2. The method of claim 1 further comprising modifying at least a portion of the data.
  - 3. The method of claim 1 wherein the target construct is one selected from the group consisting of a service, a socket, a service stack, a set of services, and a set of sockets.
- 1 4. The method of claim 1 wherein the debug construct comprises at least one
- 2 service, at least one socket, or a combination of at least one service and at least one
- 3 socket.

- 1 5. The method of claim 1 wherein selecting a target construct further comprises:
- 2 providing information about a plurality of services; and

- 3 selecting the target construct from the plurality of services.
- 1 6. The method of claim 5 wherein the information includes a current state of each of
- 2 the plurality of services.
- 1 7. The method of claim 5 further comprising:
- 2 providing information about a plurality of sockets; and
- 3 selecting the target construct from the plurality of sockets.
  - 8. The method of claim 7 wherein the information includes a current state of each of the plurality of services.
  - 9. The method of claim 1 further comprising accessing a memory of the target construct by the debug construct, the accessing corresponding to reading the memory or writing to the memory.
- 1 10. The method of claim 1 further comprising accessing state of the target construct
- 2 by the debug construct, the accessing corresponding to reading the state or modifying
- 3 the state.

1 2 3

- 1 11. The method of claim 1 further comprising dynamically allocating the debug
- 2 construct.

- 1 12. The method of claim 1 further comprising dynamically de-allocating the debug 2 construct once the monitoring is completed.
- The method of claim 1 further comprising collecting statistics related to the target 1 13. 2
- The method of claim 1 further comprising transmitting the data to at least one 14. 1
- 2 host system.

construct.

- 15. The method of claim 14 wherein the data is transmitted based upon a request sent by a host application.
- 1 2 1 16. The method of claim 14 wherein an operating system determines which data is to be transmitted.
  - 1 17. The method of claim 14 wherein the debug construct specifies which data is to be
  - 2 transmitted.
  - 1 18. The method of claim 1 further comprising notifying the debug construct upon a
  - 2 completion of a certain operation by the target construct.
  - 1 19. The method of claim 14 further comprising:

- The method of claim 1 wherein debugging is performed in a multi-channel, 20. 1
- multi-service environment. 2
- 21. The method of claim 15 wherein sending the request and transmitting the 1
- response are performed over a network. 2
  - 22. The method of claim 1 further comprising:
- collecting at least a portion of the data;
  - allocating a copy of the target construct in a simulated environment; and
  - debugging the operation of the target construct using the collected data in the
  - simulated environment.
- 5 1 23. The method of claim 1 further comprising:
  - 2 generating a request by a host application;
  - 3 transmitting the request to an operating system;
  - 4 performing the request by the operating system; and
  - 5 sending a response to the host application.
  - 1 24. A method for multi-channel, multi-service debugging, comprising:

maintaining an isolated debugging environment for each of the at least one

providing information about at least one service;

2

3

sockets.

3

- 1 29. The method of claim 28 further comprising switching between services and
- 2 sockets during a debugging process.
- 1 30. The method of claim 24 wherein the isolated debugging environment is
- 2 maintained by an operating system in cooperation with a host application.
- 1 31. The method of claim 24 wherein the target construct is selected based upon a
- 2 request from a host application.
  - 32. The method of claim 24 further comprising:
- generating a request by a host application;
  - transmitting the request to an operating system;
- performing the request by the operating system; and
  - sending a response to the host application.
  - 1 33. The method of claim 32 wherein transmitting the request and sending a response
  - 2 are performed over a network.
  - 1 34. The method of claim 24 further comprising:
  - 1 sending a request by a host application; and
  - 2 receiving a response by the host application once a requested operation is
  - 3 completed.

The method of claim 34 wherein sending a request and receiving a response are 35. 1 performed over a network. 2 The method of claim 24 further comprising: 36. 1 receiving a request by an operating system; 1 performing a requested operation; and 2 transmitting a response once the requested operation is completed. 3 The method of claim 36 wherein receiving a request and transmitting a response 37. are performed over a network. The method of claim 24 further comprising dynamically allocating at least one 38. service into the target construct. The method of claim 38 further comprising instantiating any of at least one 39. service, at least one service stack, and at least one socket. 2 The method of claim 24 further comprising substituting input and output data 40. 1 for at least one socket. 2 The method of claim 40 further comprising: 1 41. collecting data for at least one socket; 2

the operation of the target construct.

- 1 45. The apparatus of claim 44 wherein the debug construct is further configured to
- 2 modify at least a portion of the data.
- 1 46. The apparatus of claim 44 wherein the target construct is one selected from the
- 2 group consisting of a service, a socket, a service stack, a set of services, and a set of
- 3 sockets.
- 1 47. The apparatus of claim 44 wherein the debug construct comprises at least one
- service, at least one socket, or a combination of at least one service and at least one
- 3 socket.
  - 1 48. The apparatus of claim 44 further comprising a user interface for providing
- 2 information about a plurality of services and selecting the target construct from the
  - plurality of services upon a user request.
- 1 49. The apparatus of claim of claim 48 wherein the information about a plurality
- 1 of services includes a current state of each of the plurality of services.
- 1 50. The apparatus of claim 48 wherein the user interface further provides
- 2 information about a plurality of sockets and allows the user to select the target construct
- 3 from the plurality of sockets.

- 1 51. The apparatus of claim of claim 50 wherein the information about a plurality
- 1 of sockets includes a current state of each of the plurality of sockets.
- 1 52. The apparatus of claim 48 wherein the user interface is a text-based interface or
- 2 graphical user interface.
- 1 53. The apparatus of claim 44 further comprising a platform control socket
- 2 configured to dynamically allocate the debug construct.
  - 54. The apparatus of claim 44 further comprising a platform control socket further
    - configured to dynamically de-allocate the debug construct once the monitoring is
- 1 54. The and 2 configured
  3 completed.
  1 55. The and 2 related to the
  - 55. The apparatus of claim 44 further comprising a profiler collecting statistics
  - 2 related to the target construct.
  - 1 56. The apparatus of claim 44 further comprising:
  - 2 at least one host processor; and
  - a communications infrastructure for transmitting the data to the host processor.
  - 1 57. The apparatus of claim 56 further comprising an operating system configured to
  - 2 determine which data is to be transmitted, measure bandwidth required to transmit the

3	data, and determine a portion of the data to be transmitted based upon available				
4	bandwidth.				
1	58.	The apparatus of claim 56 wherein the debug construct is further configured to			
2	specif	fy which portion of the data is to be transmitted.			
1	59.	The apparatus of claim 56 wherein the data is transmitted based upon the			
2	request sent by a host application.				
and the last of th					
	60.	The apparatus of claim 44 wherein debugging is performed in a multi-channel,			
<u>.</u> 12	multi-	service environment.			
	<i>C</i> 1	The comparative of claim 56 further comprising:			
	61.	The apparatus of claim 56 further comprising:			
2		a host application generating a request;			
=1 		a communications infrastructure transmitting the request to the debug construct;			
4	and				
5		the debug construct configured to perform the request and to send a response to			
6	the ho	ost application.			
1	62.	The apparatus of claim 61 wherein the communications infrastructure is a			
2	netwo	ork.			

- 1 63. The apparatus of claim 56 further comprising a host application sending a
- 2 request and receiving a response once a requested operation is completed.
- 1 64. The apparatus of claim 63 wherein the host application sends a request and
- 2 receives a response over a network.
- 1 65. The apparatus of claim 56 wherein the debug construct is further configured to
- 2 receive a request, perform a requested operation, and transmit a response once the
- requested operation is completed.

  The apparatus of claim 65 v
  - 66. The apparatus of claim 65 wherein the debug construct receives the request and transmits the response over a network.
  - 67. An apparatus for multi-channel, multi-service debugging, comprising:
    - a graphical user interface for providing information about at least one service;
  - an operating system maintaining an isolated debugging environment for each of
  - 4 the at least service; and

- a debug core configured to select a target construct for debugging from the at
- 6 least one service upon a user request.
- 1 68. The apparatus of claim 67 wherein the information about the at least one service
- 2 includes a current state of each service.

- 1 69. The apparatus of claim 67 wherein the graphical user interface provides
- 2 information about at least one socket, the operating system maintains an isolated
- 3 debugging environment for each of the at least socket, and the debug core is configured
- 4 to select a target construct for debugging from the at least one socket upon a user
- 5 request.

\_ □ 2

- 1 70. The apparatus of claim 69 wherein the information about the at least one socket
- 2 includes a current state of each socket.
  - 71. The apparatus of claim 67 wherein the target construct is one selected from the group consisting of a service, a socket, a service stack, a set of services, and a set of sockets.
  - 72. The apparatus of claim 67 wherein the debug core is further configured to switch between services and sockets during a debugging process upon a user request.
- 1 73. The apparatus of claim 67 further comprising a host application configured to
- 2 send a request to select the target construct.
- 1 74. The apparatus of claim 73 further comprising:
- 2 a communications infrastructure transmitting the request to an operating system;
- 3 and

- the operating system configured to perform the request. 4
- The apparatus of claim 74 wherein the communications infrastructure is a 75. 1
- network. 2
- The apparatus of claim 67 further comprising a host application sending a 76. 1
- request for a debugging operation and receiving a response once the operation is 2
- 3 completed.
  - The apparatus of claim 67 wherein the operating system receives a request for a 77. debugging operation, performs the operation, and transmits a response once the requested operation is completed.
- 1 1 2 3 1 2 2 The apparatus of claim 67 further comprising a host application requesting to 78. dynamically allocate at least one service into the target construct and to instantiate at least one service or at least one service stack. 3
  - 1 79. The apparatus of claim 67 wherein a host application cooperates with the
  - operating system to substitute input and output data for at least one socket. 2
  - The apparatus of claim 79 wherein the host application is configured to request 1 80.
  - to collect data for at least one socket, to allocate a copy of the target construct in a 2

- 1 81. A system for interactive debugging, comprising:
- 2 a memory configured to store data related to an operation of a target construct;
- 3 and


\_6


- at least one processor coupled to the memory, the processor configured to select
- 5 the target construct for debugging, access the data in the memory in real time, and
  - monitor at least a portion of the data from the memory without disturbing the operation
    - of the target construct to debug the target construct.
    - 82. A system for multi-channel, multi-service debugging, comprising:
      - a memory configured to store information at least one service; and
      - at least one processor coupled to the memory, the processor configured to
    - maintain an isolated debugging environment for each of the at least one service and to
- 5 provide a capability to view the information stored on the memory and to select a target
- 6 construct for debugging from the information.
- 1 83. A computer readable medium comprising instructions, which when executed on
- 2 a processor, perform a method for interactive debugging comprising:
- 3 selecting a target construct for debugging;

- accessing data related to an operation of the target construct by a debug 4 construct in real time; and 5 monitoring at least a portion of the data without disturbing the operation of the 6 target construct to debug the target construct. 7 A computer readable medium comprising instructions, which when executed on 84. 1 a processor, perform a method for multi-channel, multi-service debugging, comprising: 2 providing information about at least one service; 3 maintaining an isolated debugging environment for each of the at least one service; and
  - selecting a target construct for debugging from a plurality of running services.

## **ABSTRACT**

A method and apparatus for debugging are described. In one embodiment, a target construct is selected for debugging. Data related to an operation of the target construct is accessed by a debug construct in real time. At least a portion of this data is retrieved without disturbing the operation of the target construct to debug the target construct.





l




Figure 3




Figure 4




Figure 4B




FIGURE 5A




Figure 5C




Figure 7




Fig 6




Figure 8




Fig. 9

Attorney's Docket No.:	003048.P010	<u>F</u>	<u>Patent</u>
------------------------	-------------	----------	---------------

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled <a href="MULTI-CHANNEL">MULTI-SERVICE DEBUG</a>

he specificati	on of which	
_X	is attached hereto.	
	was filed on	as
<del></del>	United States Application Number	
	or PCT International Application Number	er
	and was amended on	
		applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)				Priorit <u>Claim</u>	
(Number)	(Country)	(Day/Month/Yea	Filed)	Yes	No
(Number)	(Country)	(Day/Month/Yea	r Filed)	Yes	No
(Number)	(Country)	(Day/Month/Yea	r Filed)	Yes	No
I hereby claim the benefit up provisional application(s) lis	nder title 35, United State ted below:	s Code, Section 119	(e) of any Un	ited S	states
(Application Number)	Filing Date				
(Application Number)	Filing Date				
is not disclosed in the prior of Title 35, United States Control of the Material Section 1.56 which became or PCT international filing discourse.	ode, Section 112, I ackno to patentability as defined available between the fil	wledge the duty to o d in Title 37, Code o	lisclose all int f Federal Reç	ormat gulatio	ion ons,
(Application Number)	Filing Date	(Status -	- patented, pending, ab	andoi	ned)
(Application Number)	Filing Date	(Status -	- patented, pending, ab	ando	ned)
I hereby appoint the person part of this document) as n substitution and revocation and Trademark Office conf	ny respective patent attori n, to prosecute this applica	nevs and patent age	ents, with full p	oower	ot
Send correspondence to	Marina Portnova	, BLAKEL	Y, SOKOLOI	FF, TA	AYLOR 8
ZAFMAN LLP, 12400 Wils telephone calls to Man	shire Boulevard 7th Floo	or, Los Angeles, Ca	alifornia 9002	25 and	d direct

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Robert S. French	
Inventor's Signature Policy Date	7/18/00
Residence Sunnyvale, California Citizenship	United States
(City, State)	(Country)
	, ,,
Post Office Address 386 America Avenue 17/2 Kimberly 0	
Sunnyvale, CA 9408	
Full Name of Second/Joint Inventor Garelet H. Banta	
D	e 7/18/0
Inventor's Signature Date	e
Residence Menlo Park, California Citizenship	United States
(City, State)	(Country)
Deal Office Address Of Dedocal and	
Post Office Address <u>25 Barbara Lane</u> Menlo Park, CA 94025	······································
Wichio Fark, O/104020	
- u.s.	
Full Name of Third/Joint Inventor Glen Weaver	
Inventor's Signature Date Deaver Date	e 7/18/00
	1 /
Residence Sunnyvale, California Citizenship	
(City, State)	(Country)
Post Office Address 243 Buena Vista Avenue #406	
Sunnyvale, CA 94086	
Full Name of Fourth/Joint Inventor Joyjit Nath	
	. 1 /
	e 7 18 100
Sunnyale Citizenship	INDIA
Residence Fester City, California Citizenship (City, State)	(Country)
	, , , ,
Post Office Address 711 Shell Blvd. #108B 715 QUET	
Foster City, CA 94404 SUNNYVALE	CA 94087

Full Name of Fifth/Joint Inventor Viresh Rustagi					_
Inventor's Signature	Date	7/	18/	2000	
Residence Santa Clara, California	Citizenship	IN	JDZA	7	
(City, State)			(Country)		
Post Office Address 3025 Kaiser Drive #G					_
Santa Clara CA 95051					

## APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Lisa N. Benado, Reg. No. 39,995; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; R. Alan Burnett, Reg. No. 46,149; Gregory D. Caldwell, Reg. No. 39,926; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Florin Corie, Reg. No. 46,244; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, Reg. No. P46,503; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George Fountain, Reg. No. 37,374; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Libby N. Ho, Reg. No. P46,774; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Walter T. Kim, Reg. No. 42,731; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; George Brian Leavell, Reg. No. 45.436; Kurt P. Levendecker, Reg. No. 42,799; Gordon R. Lindeen III, Reg. No. 33,192; Jan Carol Little, Reg. No. 41,181; Joseph Lutz, Reg. No. 43,765; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais. under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Clive D. Menezes, Reg. No. 45,493; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Kenneth B. Palev. Reg. No. 38,989; Marina Portnova, Reg. No. 45,750; William F. Ryann, Reg. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; Joseph A. Twarowski, Reg. No. 42,191; Tom Van Zandt, Reg. No. 43,219; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster, Reg. No. P46,154; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Firasat Ali, Reg. No. 45,715; and Justin M. Dillon, Reg. No. 42,486; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and James R. Thein, Reg. No. 31,710, my patent attorney with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

## APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56

<u>Duty to Disclose Information Material to Patentability</u>

- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:
  - (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
  - (2) It refutes, or is inconsistent with, a position the applicant takes in:
  - (i) Opposing an argument of unpatentability relied on by the Office, or
  - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
  - (1) Each inventor named in the application;
  - (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.